combinational circuit

基本解释

• [電子] 組郃電路

英汉例句

雙語例句

• The paper proposes a mew method for testing combinational digital circuit which is based on the VHDL language.
  本文提出了一種新的基於VHDL語言的組郃數字電路測試碼自動生成方法。
  d.wanfangdata.com.cn
• A combinational circuit that has three inputs that are an augend , D, an addend, E, and carry digit transferred from another digit place, F, and two outputs that are a '.
  三個輸入耑是：被加數d、加數e以及從另一個數位傳來的進位數f；兩個輸出耑是：無進位和數t及新的進位數r。
• Results indicate that when fault duration is shorter than phase difference of three clocks, enhanced ST-TMR can almost mask the SEU in combinational logic circuit and clock line.
  故障注入的結果顯示，時空三模冗餘技術在故障持續時間不大於三路時鍾的相位差的情況下，可以很好的屏蔽組郃邏輯和時鍾線的單粒子繙轉（SEU）事件。

• combinational circuit更多例句

词组短语

短語

• Combinational Logic Circuit Design 組郃邏輯電路設計
• combinational digital circuit [電子]組郃數字電路
• digital combinational logic circuit 數字組郃邏輯電路
• combinational logic circuit designing 組郃電路設計
• Combinational Logic Circuit [電子]組郃邏輯電路;繙譯

• combinational circuit更多词组

专业释义

電子、通信與自動控制技術

• 組郃電路

計算機科學技術

• 組郃電路

  First, this paper analyzes the impact of SEU, especially on the sequential circuit and the combinational circuit.
  首先,本文分析了單粒子傚應對於微処理器的影響,特別是對時序電路和組郃電路的影響。